

Fast Turn-off. **CCM/DCM Compatible Dual LLC Synchronous Rectifier** with low Sleep Mode Current

## **DESCRIPTION**

The MP6924 is a dual, fast turn-off, intelligent rectifier for synchronous rectification in LLC resonant converters.

The IC drives two N-channel MOSFETs. regulates their forward voltage drop to about 45mV, and turns the MOSFETs off before the switching current goes negative.

The MP6924 has a light-load function to latch off the gate driver under light-load conditions, limiting the current to 175µA.

The MP6924's fast turn-off enables both continuous conduction mode (CCM) discontinuous conduction mode (DCM).

The MP6924 requires a minimal number of available. standard. external components and is available in a SOIC-8 package.

## **FEATURES**


- Works with 12V Standard and 5V Logic Level MOSFETs
- Compatible with Energy Star, 0.5W Standby Requirements
- Fast Turn-Off Total Delay of 35ns
- Wide 4.2V ~ 35V V<sub>DD</sub> Operating Range
- 175µA Low Quiescent Current in Light-Load Mode
- Supports CCM, CrCM, and DCM Operation
- **Supports** High-Side Low-Side and Rectification
- Power Savings of Up to 1.5W in a Typical Notebook Adapter
- Available in a SOIC-8 Package

## **APPLICATIONS**

- AC/DC Adapters
- **PC Power Supplies**
- LCD and LED TVs
- Isolated DC/DC Power Converters

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS" and "The Future of Analog IC Technology" are registered trademarks of Monolithic Power Systems, Inc.

## TYPICAL APPLICATION





## ORDERING INFORMATION

Part Number*	Package	Top Marketing
MP6924GS	SOIC-8	See Below


<sup>\*</sup> For Tape & Reel, add suffix –Z (e.g. MP6924GS–Z)

## **TOP MARKING**

MP6924 LLLLLLL MPSYWW

MP6924: Part number LLLLLLL: Lot number MPS: MPS prefix Y: Year code WW: Week code

# **PACKAGE REFERENCE**



© 2017 MPS. All Rights Reserved.



<b>ABSOLUTE MAXIMUM</b>	RATINGS (1)
V <sub>DD</sub> to V <sub>SS</sub>	0.3V to +38V
PGND to V <sub>SS</sub>	0.3V to +0.3V
V <sub>G</sub> to V <sub>SS</sub>	0.3V to +20V
$V_D$ to $V_{SS}$	
LL to V <sub>SS</sub>	0.3V to +6.5V
Continuous power dissipation	$(T_A = +25^{\circ}C)^{(2)}$
SOIC-8	
Junction temperature	150°C
Lead temperature (solder)	260°C
Storage temperature	
Recommended Operation	Conditions (3)
V <sub>DD</sub> to V <sub>SS</sub>	

Operating junction temp. (T<sub>J</sub>)...-40°C to +125°C

Thermal Resistance <sup>(4)</sup>	$oldsymbol{ heta}_{JA}$	$\boldsymbol{\theta}$ JC	
SOIC-8	90	45	°C/W

#### NOTES:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature T<sub>J</sub>(MAX), the junction-to-ambient thermal resistance θ<sub>JA</sub>, and the ambient temperature T<sub>A</sub>. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P<sub>D</sub>(MAX)=(T<sub>J</sub>(MAX)-T<sub>A</sub>)/θ<sub>JA</sub>. Exceeding the maximum allowable power dissipation produces an excessive die temperature, causing the regulator to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating conditions.
- 4) Measured on JESD51-7, 4-layer PCB.

2/7/2017



# **ELECTRICAL CHARACTERISTICS**

 $V_{DD}$  = 12V, -40°C  $\leq$  T<sub>J</sub>  $\leq$  +125°C, unless otherwise noted.

Quiescent current  Shutdown current  Light-load mode current  Thermal shutdown (5)  Thermal shutdown hysteresis (5)  Control Circuitry Section	CLOAD = 4.7nF, F <sub>SW</sub> = 100kHz /ss - V <sub>D</sub> = 0.5V / <sub>DD</sub> = 4V, LL = 0V / <sub>DD</sub> = 20V, LL = 0V	4.2 3.7 0.13	3.95 0.185 16 4.6 135 155 175 150 10	35 4.2 0.24 20 6 190 210 225	V V MA mA μA μA °C	
V <sub>DD</sub> UVLO hysteresis         I <sub>CC</sub> C <sub>L</sub> Operating current         I <sub>Q</sub> V <sub>S</sub> Quiescent current         I <sub>Q</sub> V <sub>S</sub> Shutdown current         V <sub>D</sub> Light-load mode current         Thermal shutdown (S)           Thermal shutdown hysteresis (S)         Control Circuitry Section	$V_{SS} - V_D = 0.5V$ $V_{DD} = 4V, LL = 0V$	0.13	0.185 16 4.6 135 155 175 150	0.24 20 6 190 210	V mA mA μA μA °C	
V <sub>DD</sub> UVLO hysteresis         I <sub>CC</sub> C <sub>L</sub> Operating current         I <sub>Q</sub> V <sub>S</sub> Quiescent current         I <sub>Q</sub> V <sub>S</sub> Shutdown current         V <sub>D</sub> Light-load mode current         Thermal shutdown (S)           Thermal shutdown hysteresis (S)         Control Circuitry Section	$V_{SS} - V_D = 0.5V$ $V_{DD} = 4V, LL = 0V$		16 4.6 135 155 175 150	20 6 190 210	mA mA μA μA °C	
Quiescent current         IQ         Vs           Shutdown current         Vc           Light-load mode current         Thermal shutdown (5)           Thermal shutdown hysteresis (5)         Control Circuitry Section	$V_{SS} - V_D = 0.5V$ $V_{DD} = 4V, LL = 0V$	28	4.6 135 155 175 150	6 190 210	mA μA °C	
Shutdown current  Light-load mode current Thermal shutdown (5) Thermal shutdown hysteresis (5) Control Circuitry Section	$V_{DD} = 4V, LL = 0V$	28	135 155 175 150	190 210	μA μA °C	
Light-load mode current Thermal shutdown (5) Thermal shutdown hysteresis (5) Control Circuitry Section		28	155 175 150	210	μΑ °C	
Light-load mode current Thermal shutdown (5) Thermal shutdown hysteresis (5) Control Circuitry Section	/ <sub>DD</sub> = 20V, LL = 0V	28	175 150		μΑ °C	
Thermal shutdown (5) Thermal shutdown hysteresis (5) Control Circuitry Section		28	150	225	°C	
Thermal shutdown hysteresis (5) Control Circuitry Section		28				
Control Circuitry Section		28	10		°C	
		28				
N/ N/ famous allocations N/		28				
V <sub>SS</sub> - V <sub>D</sub> forward voltage V <sub>fwd</sub>			45	58	mV	
Turn off threshold (Vss - VD)		-56	-40	-20	mV	
Lurn-on delay	$C_{LOAD} = 4.7 \text{nF}, V_{GS} = 2V$		80	140	ns	
t <sub>Don</sub> C <sub>L</sub>	$C_{LOAD} = 10 nF, V_{GS} = 2V$		90	180	ns	
Input bias current on V <sub>D</sub>	/ <sub>D</sub> = 180V			1	μΑ	
Turn-on blanking time t <sub>B_ON</sub> C <sub>L</sub>	$C_{LOAD} = 4.7 nF$	0.75	1.1	1.65	μs	
Turn-off blanking time (5) t <sub>B_OFF</sub> C <sub>L</sub>	$C_{LOAD} = 4.7 nF$		210		ns	
Turn-off blanking V <sub>DS</sub> threshold V <sub>B_OFF</sub>		1	1.7	2.5	V	
U I	$R_{LL} = 100 k\Omega$	1.7	2.3	3	μs	
Light-load turn-on pulse width TLL-H RL	$R_{LL} = 100 k\Omega$		0.45		μs	
nysteresis	IXLL = TOOKS2		0.43		μο	
Light-load enter delay T <sub>LL-D</sub>		0.5	1	1.52	ms	
Gate disable threshold on LL V <sub>LL_DIS</sub>		0.1	0.2	0.3	V	
	/ <sub>DD</sub> = 12V	-330	-230	-130	mV	
Gate Driver Section						
	<sub>_OAD</sub> = 1mA			0.1	V	
	/ <sub>DD</sub> > 10V		11.5	13	V	
, o ,	/ <sub>DD</sub> ≤ 10V		$V_{DD}$			
1 1 0	$V_D = V_{SS}$			55	ns	
	$V_D = V_{SS}$ , $C_{LOAD} = 4.7 nF$ , $R_{GATE} = 0\Omega$ , $V_{GS} = 2V$		35	80	ns	
tp."	$V_D = V_{SS}$ , $C_{LOAD} = 10nF$ , $R_{GATE} = 0\Omega$ , $V_{GS} = 2V$		45	100	ns	
Maximum source current (6)			0.5		Α	
Pull-down impedance			0.6	1.5	Ω	

### NOTES:


- 5) Guaranteed by characterization.
- 6) Guaranteed by design.


2/7/2017





## TYPICAL PERFORMANCE CHARACTERISTICS


 $V_{DD}$  = 12V, unless otherwise noted.




















V<sub>SS</sub>-V<sub>D1,2</sub> Forward Voltage



# TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 $V_{DD}$  = 12V, unless otherwise noted.




V<sub>IN</sub>=240VAC, V<sub>OUT</sub>=12V, I<sub>OUT</sub>=0.75A


# Converter V<sub>IN</sub>=240VAC, V<sub>OUT</sub>=12V, I<sub>OUT</sub>=0.75A


**Operation in 90W LLC** 

# Operation in 90W LLC Converter

 $V_{IN}$ =240VAC,  $V_{OUT}$ =12V,  $I_{OUT}$ =7.5A










# Operation in 90W LLC Converter

 $V_{IN}$ =240VAC,  $V_{OUT}$ =12V,  $I_{OUT}$ =7.5A










# **PIN FUNCTIONS**

Pin # (SOIC-8)	Name	Description
1	$V_{G2}$	MOSFET 2 gate driver output.
2	PGND	Power ground. PGND is the power switch return.
3	LL	<b>Light-load timing setting.</b> Connect a resistor to LL to set the light-load timing. Leave LL open to prevent the IC from entering light-load mode. Pull LL low to disable the gate driver. Connect a capacitor to LL to set the forward voltage drop.
4	$V_{D2}$	MOSFET 2 drain voltage sense.
5	Vss	Source pin used as reference for V <sub>D1</sub> and V <sub>D2</sub> .
6	$V_{D1}$	MOSFET 1 drain voltage sense.
7	$V_{DD}$	Supply voltage.
8	V <sub>G1</sub>	MOSFET 1 gate driver output.



# **BLOCK DIAGRAM**



**Figure 1: Functional Block Diagram** 



## **OPERATION**

MP6924 operates in discontinuous conduction mode (DCM), continuous conduction mode (CCM), critical and conduction mode (CrCM). When the MP6924 operates in either DCM or CrCM, the control circuitry controls the gate in forward mode, and the gate turns off when the MOSFET current is low. In CCM, the control circuitry turns off the gate during very fast transients.

## **VD Clamp**

Because  $V_{D1,2}$  can go as high as 180V, a high-voltage JFET is used at the input. To prevent excessive currents when  $V_{G1,2}$  goes below -0.7V, a  $1k\Omega$  resistor is recommended between  $V_{D1,2}$  and the drain of the external MOSFET.

## **Under-Voltage Lockout (UVLO)**

When  $V_{DD}$  is below the  $V_{DD}$  UVLO threshold, the MP6924 falls into sleep mode and  $V_{G1,2}$  remains at a low level.

#### **Enable**

If LL is pulled low, the MP6924 is in shutdown mode, which consumes  $175\mu A$  of shutdown current. If LL is pulled high during the rectification cycle, the gate driver will not appear until the next rectification cycle begins (see Figure 2).




Figure 2: LL Control Scheme

#### Thermal Shutdown

If the junction temperature of the chip exceeds  $150^{\circ}$ C,  $V_{G1,2}$  is pulled low, and the MP6924 stops switching. The MP6924 resumes normal function after the junction temperature drops to  $140^{\circ}$ C.

#### **Turn-On Phase**

When the switch current flows through the body diode of the MOSFET, there is a negative voltage drop ( $V_D$  -  $V_{SS}$ ) across the body diode.  $V_{DS}$  is much lower than the turn-on threshold of the control circuitry ( $V_{LL-DS}$ ), which triggers a maximum 500mA of charge current to turn on the MOSFET (see Figure 3).

## **Turn-On Blanking**

The control circuitry contains a blanking function that ensures that when the MOSFET turns on or off, it remains in that state for  $t_{B\_ON}$  (~1.1 $\mu$ s), which determines the minimum on time. During the turn-on blanking period, the turn-off threshold is not blanked completely, but changes to about +100mV (instead of +40mV). This ensures that the part can always turn off, even during the turn-on blanking period, although it does so slower. Avoid setting the synchronous period below  $t_{B\_ON}$  in CCM condition in the LLC converter to eliminate shoot-through.

#### **Conduction Phase**

When  $V_{DS}$  rises above the forward voltage drop (- $V_{fwd}$ ) according to the decrease of the switching current, the MP6924 pulls down the gate voltage level to make the on resistance of the synchronous MOSFET larger to ease the rise of  $V_{DS}$ .




Figure 3: Turn-On/-Off Timing Diagram

The control scheme in Figure 3 shows  $V_{DS}$  adjusted to be around - $V_{fwd}$ , even when the current through the MOSFET is fairly low. This function puts the driver voltage at a very low level when the synchronous MOSFET is turning off, which boosts the turn-off speed.  $V_{fwd}$  can be programmable on LL.



#### **Turn-Off Phase**

When V<sub>DS</sub> rises to trigger the turn-off threshold (+40mV), the gate voltage is pulled to zero after a very short turn-off delay (see Figure 3).

#### **Turn-Off Blanking**

After the gate driver is pulled to zero by  $V_{DS}$  reaching the turn-off threshold (+40mV), turn-off blanking is triggered to ensure that the gate driver is off for at least 210ns to prevent an error trigger on  $V_{DS}$ .

## **Light-Load Latch-Off Function**

The gate driver of the MP6924 is latched off to save driver loss in light-load condition and improve efficiency.

When the MOSFET's switching cycle conducting period falls below  $2.3\mu s$  ( $T_{LL}$ ), the MP6924 enters light-load mode and latches off the MOSFET after a 1ms delay (light-load enter delay,  $T_{LL-D}$ ) (see Figure 4).




Figure 4: MP6924 Entering Light-Load Mode

During light-load mode, the MP6924 monitors the body diode conduction time. If this time exceeds  $2.75\mu s$  ( $T_{LL} + T_{LL-H}$ ), the IC exits light-load mode and initiates the gate driver in the next new switching cycle (see Figure 5 and Figure 6).

Light-load enter timing ( $T_{LL}$ ) is programmable by connecting a resistor ( $R_{LL}$ ) to LL. By monitoring the LL current (the LL voltage is kept at ~2V internally),  $T_{LL}$  can be calculated with Equation (1):

$$T_{LL} = R_{LL}(k\Omega) \cdot \frac{2.3us}{100k\Omega}$$
 (1)




Figure 5: MP6924 Exiting Light-Load Mode

If the light-load mode of the MP6924 ends during the rectification cycle, the gate driver signal does not appear until the next rectification cycle starts (see Figure 6).




Figure 6: Gate Driver Starts After Exiting Light-Load Mode

#### Anti-Bounce Logic

The MP6924 has anti-bounce logic, which helps protect the two-channel driver against cross conduction.

Figure 7 shows the anti-bounce logic for the two-channel driver. When channel 1 or 2 are turned off, the corresponding channel gate driver is blanked until another channel is switched off.




Figure 7: Anti-Bounce Logic of the Gate Driver



## APPLICATION INFORMATION

## **Layout Considerations**

Listed below are the main recommendations that should be taken into consideration when designing the PCB.

## Sensing for V<sub>D</sub>/V<sub>S</sub>

- 1. Keep the sensing connections  $(V_{D1}/V_{SS}, V_{D2}/V_{SS})$  as close to each of the MOSFETs (drain/source) as possible.
- 2. Keep the two channels' sensing loops separated from each other.
- 3. Make the sensing loop as small as possible (see Figure 8).




Figure 8: Sensing for V<sub>D</sub>/V<sub>S</sub>

Figure 9 shows a layout example of the MP6924 driving PowerPAK SO8 package MOSFETs with two, separate, small sensing loops.




Figure 9: Layout Example for Sensing Loop and V<sub>DD</sub> Decoupling

## **V<sub>DD</sub>** Decoupling Capacitor

 Place a decoupling capacitor no smaller than 1µF from V<sub>DD</sub> to PGND close to the IC for adequate filtering (see Figure 10).

### System Power Loop

- 1. Keep the two channels' power loops separated from each other (see Figure 10).

  This minimizes the interaction between the two channels' power loops, which may affect the voltage sensing of the IC.
- 2. Make the power loop as small as possible to reduce parasitic inductance.




Figure 10: System Power Loop

Figure 11 shows a layout example of the power loop trace, which has a minimized loop length. The two channel power traces do not cross each other.

It is highly recommended to place the driver's sensing loop trace away from the power loop trace (see Figure 11). The sensing loop trace and power loop trace can be placed on different layers to keep them separate from each other.

Do not place the driver IC inside the power loop; this may affect MOSFET voltage sensing.




Figure 11: Layout Example for System Power Loop



## **SR MOSFET Selection and Driver Ability**

Power MOSFET selection is a trade-off between  $R_{DS(ON)}$  and  $Q_g$ . To achieve high efficiency, a MOSFET with a smaller  $R_{DS(ON)}$  is recommended. A larger  $Q_g$  with a smaller  $R_{DS(ON)}$  makes the turn-on/-off speed lower and the power loss larger. For the MP6924,  $V_{DS}$  is adjusted at  $V_{fwd}$  during the driving period. A MOSFET with a small  $R_{DS(ON)}$  is not recommended because the gate driver may be kept at a fairly low level with a small  $R_{DS(ON)}$ , even when the system load is high, which makes the advantage of the low  $R_{DS(ON)}$  inconspicuous.

Figure 12 shows the typical waveform of the LLC on the secondary side. To achieve a fairly high usage of the MOSFET's  $R_{DS(ON)}$ , it is expected that the MOSFET driver voltage is kept at the maximum level until the last 25% of the SR conduction period. Calculate  $V_{DS}$  with Equation (2):

$$V_{DS} = -R_{ds(ON)} \cdot \frac{\sqrt{2}}{2} \cdot I_{peak} = -R_{ds(ON)} \cdot I_{OUT} = -45 \text{mV (2)}$$

Where  $V_{\text{DS}}$  is drain-source voltage of the MOSFET.

The MOSFET's  $R_{DS(ON)}$  is recommended to be no lower than  $\sim V_{fwd}/I_{OUT}$  (m $\Omega$ ). For example, in a 10A application with  $V_{fwd}$  at 45mV, the  $R_{DS(ON)}$  of the MOSFET is recommended to be no lower than  $4.5 m\Omega$ .




Figure 12: Synchronous Rectification Typical Waveform in LLC

 $Q_g$  of the MOSFET affects the turn-on and turn-off delay. Figure 3 indicates the turn-on delay  $(t_{Don})$  and the turn-off delay  $(t_{Doff})$ .  $t_{Don}$  indicates how long the body diode conducts before the MOSFET is turned on, while  $t_{Doff}$  indicates how long the driver takes to turn off the MOSFET. With a higher turn-on delay, the body diode conduction duration of the MOSFET is longer, which brings down the total efficiency. However, with a higher turn-off delay, the shoot-through risk is higher in CCM operation.

Figure 13 and Figure 14 show the  $t_{Don}$  and  $t_{Doff}$  of the MP6924 according to different  $C_{load}$  values.

## Turn-On Delay vs. CLOAD




Figure 13: Turn-On Delay vs. Cload

### Turn-Off Delay vs. CLOAD




Figure 14: Turn-Off Delay vs. Cload






Figure 15: Turn-On Delay Effect on Efficiency

Figure 15 shows how  $t_{Don}$  affects system efficiency. During  $t_{Don}$ , the body diode of the SR MOSFET conducts, which leads to a power loss that can be calculated with Equation (3):

$$P_{on} \approx \frac{V_{F} \cdot I_{F}}{2} \cdot 2f_{s} \cdot t_{Don} = V_{F} \cdot I_{F} \cdot f_{s} \cdot t_{Don}$$
 (3)

Where  $V_F$  is the body diode forward voltage drop,  $I_F$  is the switching current when the turnon delay ( $t_{Don}$ ) has ended, and  $f_s$  is the switching frequency.

When considering the switching current as a complete sine wave,  $I_F$  can be estimated with Equation (4) and Equation (5):

$$I_{F} = I_{peak} \cdot sin(2 \cdot f_{s} \cdot t_{Don} \cdot \pi)$$
 (4)

$$I_{\text{peak}} \approx \frac{\pi}{2} \cdot I_{\text{out}}$$
 (5)

Where  $I_{\text{peak}}$  is the peak switching current through the MOSFET, and  $I_{\text{out}}$  is the system output current.

When plugging the values from Equation (4) and Equation (5) into Equation (3), the turn-on delay power loss through the SR MOSFET's body diode can be derived with Equation (6):

$$P_{on} = \frac{\pi}{2} \cdot I_{out} \cdot V_{F} \cdot f_{s} \cdot t_{Don} \cdot sin(2 \cdot f_{s} \cdot t_{Don} \cdot \pi) (6)$$

Figure 14 shows how different turn-on delay values affect efficiency according to different output voltages. To keep the body diode conduction loss at a fairly low level (below 0.5% of the output power), the turn-on delay is recommended to be less than 5% of the switching cycle. For example, in a  $f_{sw} = 200 kHz$  LLC system, the switching cycle is ~5 $\mu$ s, and it is recommended to select the MOSFET to make  $t_{Don} < 250 ns$ .





Figure 14: Turn-On Delay vs. Power Loss


The turn-off delay ( $t_{Doff}$ ) is critical in some fast transient CCM applications. Choose the MOSFET to make  $t_{Doff}$  below the CCM current transient duration. Otherwise, the MOSFET may need to be selected with a lower  $Q_g$ , or an external totem pole driver circuit may be added to prevent shoot-through.




## PACKAGE INFORMATION

## **SOIC-8**







## **RECOMMENDED LAND PATTERN**



**FRONT VIEW** 



**SIDE VIEW** 



**DETAIL "A"** 

# NOTE:

- 1) CONTROL DIMENSION IS IN INCHES. DIMENSION IN BRACKET IS IN MILLIMETERS.
- 2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
- 3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
- 4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.004" INCHES MAX.
- 5) DRAWING CONFORMS TO JEDEC MS-012, VARIATION AA.
- 6) DRAWING IS NOT TO SCALE.

**NOTICE:** The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.